In this paper, we proposed a novel saddle type FinFET (S-FinFET) to effectively solve problems occurring under the capacitor node of dynamic random-access memory (DRAM) cell and showed how its structure was superior to conventional S-FinFETs in terms of short channel effect (SCE), subthreshold slope (SS), and gate-induced drain leakage (GIDL). The proposed FinFET exhibited 4 times lower Ioff than modified S-FinFET called RFinFET with more improved DIBL characteristics while minimizing Ion reduction compared to RFinFET. Our results also confirmed that the proposed device showed improved DIBL and Ioff characteristics as gate channel length decreased.
Introduction
With decreasing dynamic random-access memory (DRAM) cell size, recessed channel array transistor (RCAT) has been proposed to overcome short channel effect (SCE) of conventional MOSFETs with planar channel. Although recessed channel of RCAT has improved SCE, RCAT suffers from low driving current and VTH sensitivity due to the shape of the bottom corner of the recessed channel [1] . To solve these problems, saddle FinFET (S-FinFET) has been proposed with a tri-gate that wraps both the recessed channel surface and the side surface [2] . S-FinFET not only exhibits excellent short channel effect characteristics, but also maintains excellent subthreshold swing (SS), high Ion, and nearly constant VTH. However, S-FinFET has higher gate-induced drain leakage (GIDL) than RCAT because the overlap region between the gate and the drain region is wider in SFinFET. Although modified S-FinFET called RFinFET has emerged to reduce leakage by GIDL, RFinFET still needs to operate in sub-30nm cell size [3, 4] . Minimizing Ioff in DRAM applications is a critical issue to achieve long refresh time. If this problem is not addressed, conventional S-FinFETs including S-FinFET and RFinFET will experience significant drawbacks in the application of DRAM technology. In this paper, we proposed a new device with a partial isolation region under the storage node of conventional S-FinFET. This device structure can be fabricated by using an isotropic dry etching technique for the buried insulator under the cell transistor [5, 6] . We analyzed characteristics of this proposed device and compared them with those of conventional S-FinFETs of the same size. We also showed optimized parameters of the buried insulator using a three-dimensional (3D) device simulator [7] . The device described in this paper has reliable S/D doping concentration with a Gaussian profile. The simulator is well tuned to predict DRAM cell transistor leakage distribution [8, 9] .
Device Structure
The partial isolation type S-FinFET (Pi-FinFET) is a structure with a buried insulator at a certain depth from the storage node of a conventional S-FinFET. Figure 1a shows a 3-D schematic of a PiFinFET. Silicon film thickness, buried insulator thickness, and Lin shown in Figure 1a are defined as the distance from the contact surface of the storage node to the buried insulator, the thickness of the buried insulator in the direction perpendicular to the channel, and the distance from the side gate oxide to the buried insulator, respectively. Lg, Lside, Lov_xj, and Lov_side represent gate channel length, the length of the side-gate in the direction parallel to the channel, the overlapped length of the sidegate and S/D doping region shown in Figure 1a , and the side-channel width shown in Figure 1c , respectively. When Lside and Lov_xj are increased, the width of the overlap region of the gate and the S/D region will also increase. The n + poly gate with a gate work function of 4.2eV was applied. Lg, Lside, Lov_side and the recessed depth are 30 nm, 42 nm, 10nm and 100nm respectively. RFinFET is the modified S-FinFET with a structure in which the overlap region between the side-gate and the S/D region is removed [3] . Therefore, Pi-FinFETs proposed in this paper can be divided into Pi-SFinFET and Pi-RFinFET depending on the presence or absence of the overlap region between the side-gate and the S/D region. Namely, in this paper, the Lov_xj of Pi-RFinFET is 0nm and that of Pi-SFinFET is 70nm. 
Results And Discussion
Log and linear ID -VGS curves shown in Figure 2 are result of comparing conventional S-FinFETs and RCAT with the Pi-FinFETs proposed in this paper. Silicon film thickness, buried insulator thickness, and Lin of Pi-FinFET was set to be 20 nm, 100 nm, and 20 nm, respectively. As shown in Figure 2 , the four saddle type FinFETs have significantly lower SS and higher Ion than RCAT. PiSFinFET has about 3 times smaller Ioff than S-FinFET while Pi-RFinFET has about 4 times smaller Ioff than RFinFET at VGS of -0.5V. To understand physical characteristics of Ioff reduction for Pi-FinFET, device simulations have been performed using TCAD tool [7, 8] . Figure 3b . Namely, the rather constant electric field in the buried insulator of Pi-FinFET induces a wider PDW near the drain region [10] . The dotted red ellipse in Figure 3b shows that the PDW is wider in the silicon layer compared to the conventional S-FinFET. In other words, Pi-FinFET can reduce the electric field affecting GIDL in the silicon layer between the gate and the drain region. Also, the penetration of the electric field from the drain to the source affecting DIBL is minimized in Pi-FinFET. Figure 4a shows that Ioff and Ion are decreased when Lin is decreased. If Lin is very close to 15 nm or less, lateral direction PDW of the silicon layer induced by the buried insulator will become narrow because deep penetration of the buried insulator limits the lateral direction PDW in a narrow silicon layer between gate and drain region. As a result, it induces abnormal Ioff increase and Ion decrease as shown in Figure 4a Therefore, in order to maintain a relatively high Ion while maintaining a low Ioff, it is desirable to define Lin in the range from 15 to 25 nm in which Lin corresponds to the range from 50% to 83.3% of Lg, respectively. As shown in Figure 4a , when Lin is 20 nm, Ioff is minimized. As shown in Figure 4b , SS characteristics are maintained at constant level according to silicon film thickness change. They tend to improve slightly when Lin is decreased while DIBL characteristics are consistently improved. Figure 6 , as the recessed depth decreases, DIBL characteristics of S-FinFETs increases sharply, whereas DIBL of Pi-FinFETs is relatively constant because the PDW of Pi-FinFETs is wider. As the recessed depth decreases, the gm.max, which represents the on-current characteristic, is improved. In other words, Pi-FinFETs have found that the recessed depth can be set more flexibly than conventional S-FinFETs. 
Conclusion
We proposed a new device with a partial isolation region under the storage node of the conventional saddle-FinFETs. This device can be classified as either Pi-SFinFET or Pi-RFinFET depending on the overlap area of the side gate and the S/D region. The proposed device not only maintains high DIBL characteristics regardless of the gate channel length, but also reduces the Ioff by up to four times compared to the conventional saddle-FinFETs. It also minimizes Ion reductions. From the study, we concluded that Pi-FinFET is a promising candidate for sub 30nm DRAM technology.
